Abstract. Security in random number generation for cryptography is closely related to the entropy rate at the generator output. This rate has to be evaluated using an appropriate stochastic model. The stochastic model proposed in this paper is dedicated to the transition effect ring oscillator (TERO) based true random number generator (TRNG) proposed by Varchola and Drutarovsky in 2010. The advantage and originality of this model is that it is derived from a physical model based on a detailed study and on the precise electrical description of the noisy physical phenomena that contribute to the generation of random numbers. We compare the proposed electrical description with data generated in a 28 nm CMOS ASIC implementation. Our experimental results are in very good agreement with those obtained with both the physical model of TERO's noisy behavior and with the stochastic model of the TERO TRNG, which we also confirmed using the AIS 31 test suites. 
Introduction
Random number generation is a critical issue in most cryptographic applications. Random numbers are used as confidential keys, but also as initialization vectors, challenges, nonces, and random masks in side channel attack countermeasures. A security flaw in random number generation has a direct impact on the security of the whole cryptographic system. Contrary to generators used in Monte Carlo simulations and telecommunications, those designed for cryptography must generate unpredictable random numbers -having perfect statistical properties is necessary but not sufficient.
There are two main categories of random number generators: deterministic random number generators (DRNG) and true random number generators (TRNG), which can be physical (P-TRNG) or non-physical (NP-TRNG). While deterministic generators are based on algorithmic processes and are thus not truly random, TRNGs exploit an unpredictable process, such as analog phenomena in electronic devices, to produce a random binary sequence or a sequence of random numbers. The unpredictability of DRNGs is guaranteed computationally and that of TRNGs is guaranteed physically. A good knowledge of the underlying physical process in TRNG that ensures its randomness and hence its unpredictability is therefore necessary.
The statistical quality of TRNGs and DRNGs is usually evaluated using statistical test suites such as the one first proposed by George Marsaglia [6] and extended by the NIST [8] . The goal of these suites is to detect statistical weaknesses such as nonuniformity or the appearance of patterns in a generated random sequence of only limited size. In no case can these tests guarantee the unpredictability of the random binary sequence.
As summarized by Fischer in 2012 [3] , the best way to ensure unpredictability is to carefully estimate the entropy rate at the generator output. The estimation of entropy must be based on a carefully constructed model of the random number generation process. In a P-TRNG, this model consists of a mathematical description of a link between the variations in the exploited unpredictable analog phenomena and the variations in the random binary sequence.
The entropy estimation based on an underlying stochastic model is mandatory in the security certification process, specifically at high levels of security [5] . Stochastic models are reasonably easy to construct, but it is sometimes difficult or even impossible to check all the underlying physical assumptions. A physical model could serve as a basis for validation of these assumptions, but it is much more difficult to construct and a detailed knowledge of contributing physical phenomena is necessary.
Some stochastic models are generic and can be adapted to several generators [4] , but many TRNGs require their own specific stochastic models. Unfortunately, only a few existing generators have corresponding stochastic models, e.g. [1] , [10] , [2] . One of the interesting generators recently proposed by Varchola and Drutarovsky [11] uses a so-called transient effect ring oscillator (TERO) as a source of randomness. Although the generator produces good statistical results, a corresponding stochastic model has not yet been proposed and the generic model proposed in [4] is clearly not suitable in this case.
Our contributions: 1) We propose and validate a novel physical TERO model including electric noises that serve as sources of randomness. 2) From the physical model, we derive a TERO stochastic model. 3) From the TERO model, we propose and validate a stochastic model of a complete TERO-based TRNG and illustrate the use of this model to estimate the entropy rate in conjunction with the output bit rate.
Organization of the paper: In Section 2, we describe the structure of the TERO and its use in a P-TRNG. The physical (electrical) and derived stochastic model of the TERO are detailed in Section 3. The stochastic model of the complete TERO-based TRNG is presented in Section 4. We conclude the paper by a discussion concerning the relationship between the entropy rate and the output bit rate that can be set up using the proposed stochastic model.
The TERO based RNG -background
The TERO is an electronic circuit that oscillates temporarily. It is composed of an even number of inverters and a couple of gates that restart temporary oscillations (e.g. two NAND or two XOR gates). A typical TERO configuration is presented in the left panel of Fig. 1 : it is composed of two NAND gates and two inverter branches. The TERO can be seen as an RS latch with two inputs featuring the same voltage V ctr and two different outputs V out1 and V out2 .
. . .
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V ctr a) b) Fig. 1 . Circuit diagram of a typical TERO structure and its input/output waveforms obtained experimentally
Following the rising edge of the V ctr input, the outputs V out1 and V out2 start to oscillate. The oscillations have a constant mean frequency, but their duty cycle varies over time: it changes monotonously and after a certain number of oscillations, it reaches the rate of either 0% or 100%. At this point, outputs V out1 and V out2 stop oscillating and remain stable at two opposite logic values. The right panel of Fig. 1 presents traces of the V ctr input and V out1 output signal captured from oscilloscope.As can be observed, the output signal V out1 starts to oscillate following the rising edge of the V ctr control signal.
The three zooms presented in this panel show the changing duty cycle: immediately after the rising edge of the V ctr signal, it is close to 50%, then decreases until it reaches 0%. Consequently, signal V out1 stabilizes at logic level 0. Of course, signal V out2 behaves in the opposite way as far as the duty cycle is concerned and stabilizes at logic level 1.
The number of oscillations before the outputs stabilize is not constant but varies because it is impacted by the electronic noises that disturb the normal behavior of transistors in the TERO structure.
The P-TRNG based on the TERO structure (TERO TRNG) is depicted in Fig. 2 . The TERO circuitry is followed by an n-bit counter that counts the rising edges of the temporary oscillations. The counter output shows realizations of the random variable, i.e. the number of oscillations in successive control periods. The random binary sequence is usually obtained by successively concatenating the least significant bits of the counter, i.e. only one T flip-flop is needed in the counter. To evaluate the physical parameters of the TERO TRNG, we implemented the generator in a CMOS BULK ASIC using the ST Microelectronics 28 nm technology. In our configurations, one of the two outputs of the TERO structure was connected to an 8-bit asynchronous counter. Figure 3 shows the distribution of the 8 million counter values obtained from the ASIC device for two different TERO topologies: in the first one, there was a relative difference between the two TERO branches of 24 % (left panel) and in the second one a relative difference 31 % (right panel). The differences between the TERO branches were obtained using a digital configurable delay chain.
It can be seen that in both cases the number of oscillations varied around a mean value according to a statistical law, which apparently is not a normal law. This is especially visible in the right panel of the figure. One of our objectives was to determine this law and its origin. Before proceeding with the construction of the physical and stochastic models, we tested the statistical quality of generated bit streams. The bit streams obtained by successive concatenation of the least significant bits constituted the raw binary streams, which were then tested using the AIS31 protocol [KS11]. The data not only successfully passed all the tests of the Procedure B, but also those of the Procedure A aimed at testing the post-processed signals. This means that the generator is suitable for certification according to AIS31 for PTG1 and PTG2 levels even without post-processing.
As explained above, successful evaluation of the output of the generator using statistical tests is a necessary but not sufficient condition to ensure the unpredictability of the generated numbers. The only way to guarantee such a property is to show the link between variations in the distribution of the raw random binary sequence and the physical phenomena that are considered as random, unpredictable, and non-manipulable. Statistical modeling of underlying analog and digital processes should make it possible to quantify the uncertainty included in the generated random sequence by estimating the entropy rate in this sequence.
Physical and stochastic model of TERO
In this section, we discuss the main processes that transform noisy electric currents into random binary sequences and explain how these phenomena are interlinked.
Modeling the number of temporary oscillations
Our study is based on an existing physical model of RS latches published by Reyneri et al. in [7] . We complete their noise free model by taking electric noises into account. For the sake of readability, the original model of the noise free inverter is presented in Appendix A.
Modeling a noisy inverter Noisy behavior at transistor level is modeled by noisy currents that are added to the ideal noise-free current flowing between the source and the drain. As can be seen in Fig. 4 a) for a CMOS inverter, these noisy currents can be represented by two sources of current n N and n P , which are connected in parallel to output transistors and which are active only during inverter (gate) switching.
The inverter's noisy output V out can be seen as a sum of two signals -f (t) and n(t):
-f (t) represents an ideal component of the output signal, which contributes to the charge and discharge of the C L capacitor by noise-free switching currents between the source and drain of output transistors MN and MP -n(t) corresponds to the noisy component of the output signal, i.e. it contributes to the charge and discharge of the C L by the noisy signals n N and n P .
Let t 0 be the last moment at which V out is equal to V CC . Since the noisy currents exist only during gate switching, n(t 0 ) = 0. It is therefore clear that:
In the following, we assume that n N and n P are Gaussian random variables. This assumption is reasonable, because the noise currents can be considered as sums of ran-
Model of a noisy inverter and its response to a step function dom variables associated with independent quantum processes in the transistors. Consequently, n(t) can be represented as a stationary Gaussian random process 2 . Let us now analyze modifications in length of the pulse transmitted over one inverter as explained in Appendix A, but now in the presence of noisy currents. Let us consider that at t = t ↓ , signal V in goes down from V CC to 0 ,and we denote t a the time, at which the signal V out at the output of the inverter reaches V CC 2 . Similarly, at t = t ↑ , signal V in goes up from 0 to V CC and t b corresponds to the time at which V out is equal to
Finally, at t = t end signal V in goes back to 0, ending one cycle. We denote t c = t end − t ↓ the time that V in needs to complete one cycle. For the sake of simplicity, we will denote p in the length of one pulse at signal V in and p out the corresponding pulse at the output of an open chain of inverters. Proofs of the following lemma and propositions are given in Appendix B.
Lemma 1 Let T a (resp. T b ) be the random variable representing the time at which the signal V out reaches
after a falling edge (resp. rising edge) on V in . Let t a (resp. t b ) denote the ideal time at which V out should reach
in noise-free conditions. Let P out be the random variable representing the length of a pulse at signal V out corresponding to a pulse of length p in at signal V in . Then, with previous definitions of signals f (t) and n(t), we have:
where H d is the constant introduced in Appendix A.
2 This may be not true at the device startup, but this assumption is reasonable after some time t0. For each t ≥ t0, we assume that n(t) follows a normal distribution with mean 0 and variance σ 2 , denoted n(t) ∼ N (0, σ 2 ) in the following.
Shortening of the pulse while it traverses a delay chain Let us now consider an open chain of N inverters discussed in the previous section, where N is a non-zero positive integer. Let V in be the input signal of the first inverter and V out N the output signal of the N th inverter. P out N is the length of a pulse at V out N corresponding to a pulse p in at signal V in . The random behavior of P out N is given in Proposition 1.
Proposition 1 If the noise source in the inverter is independent from the noise sources in other inverters, then
Modeling temporary oscillations in the TERO structure Let us now consider two chains of inverters, as discussed in the previous section. Let {K j } j=1...2M represent the set of inverters in the first chain and {L j } j=1...2M those in the second chain. We denote N K and N L the two NAND gates with outputs V K and V L . They are connected to chains {K j } j and {L j } j (as depicted in Fig. 5 a) ) and complete a TERO. If V ctr is equal to V CC , N L (resp. N K) can be seen as the L th 2M +1 (resp. K th 2M +1 ) inverter of the chain L := {L j } j=1...2M +1 (resp. K := {K j } j=1...2M +1 ) generating the mean delay τ 1 (resp. τ 2 ). Theoretically, τ 1 and τ 2 are identical, since both branches have the same topology. In practice, because of imperfections in the manufacturing process, their values differ slightly. Without any loss of generality, we can assume that τ 1 > τ 2 .
At t = 0, let signal V ctr go up from 0 to V CC . As shown in Fig 5 b) , this rising edge
Fig . 5 . Initial behavior of the TERO structure forces the outputs of NAND gates N K and N L to fall from V CC to 0. The falling edge created at V K (resp. at V L ) propagates over K (resp. L). This creates a pulse of mean length τ 1 (resp. τ 2 ) at V L (resp. V K ).
The two rising edges created on V L and V K start to propagate over elements L and K. After a mean delay τ 2 (resp. τ 1 ), they cause signal V L (resp. V K ) to fall from V CC to 0. The generated signals behave in the same way as the signals traversing set {I j } in the previous section with a cycle of length t c = τ 1 + τ 2 .
Proposition 2 Let P L 0 (resp. P K 0 ) be the length of the pulse observed at signal V L (resp. V K ) and P L S (resp. P K S ) be the pulse length, once it has crossed S times over both sets K and L.
) and if the noise sources in all the inverters are independent, then
where
According to Proposition 2, µ L S +µ K S = τ 1 +τ 2 . So the mean values of the duty cycles of signals V K and V L are always complementary. Since by definition, P L S represents the length of the pulses observed at signal V L and because of our assumption that τ 1 > τ 2 , oscillations disappear when P L S = 0. Consequently, the number of oscillations N OSC corresponds to the last value of S for which P L S is positive:
Let q be a positive integer different from zero. From Eq. (1) it follows that if N OSC is greater than q, then P L q is positive and different from zero, too. Using this fact, we can derive the probability that N OSC is greater than q from Proposition 2:
Then
or equivalently
Finally, from Eq. (4) we get the probability that N OSC is smaller or equal to q:
where K and q 0 are equal to:
and where
Using Eq. (5), the probability p q that N OSC is equal to q can be estimated by
Equation (8) is very important, because it can be used to model the distribution of the number of temporary oscillations. Its main advantage is that the parameters of the model (R, σ r and ∆ r ) are easy to quantify (see Section 3.2). Parameter R is the ratio of the geometric series, σ r is the relative jitter and ∆ r is the relative difference between TERO branches. The proposed model, as we will see later, can serve as a basis for the TERO TRNG stochastic model.
Experimental validation of the TERO stochastic model
We validated the TERO model using the two TERO topologies presented in Sec. 2. We evaluated the appropriateness of the model using 65536 realizations {A k } k=1...65536 of the TERO temporary oscillations. The model parameters R, ∆ r , and σ r were computed from acquired data by determining K and q 0 from Eq. (6) and (7) as follows.
First, an approximation of the distribution of temporary oscillations N OSC is obtained experimentally, the distribution P r{N OSC ≤ q} can be thus computed. Then, according to Eq. (5), the function
is obtained from the distribution P r{N OSC ≤ q}. It is then possible to find the value of q 0 such that P r{N OSC ≤ q} = 1/2. Finally, the value of R is determined. Knowing that R ∼ 1 and R > 1, we are searching in a loop for R > 1 in a neighborhood of 1 the value R loop , such that the ratio Y (q)/Z(q) is constant (i.e. independent from q). This constant represents the value of K. As mentioned above, Y(q) is obtained experimentally and Z(q) is derived from Eq. (9) as follows:
The results are presented in Fig. 6 . The distribution depicted in the left panel was obtained using parameter values: R = 1.0153; ∆ r = 0.2394; σ r = 0.00174 and the distribution shown in the right panel was modeled with parameters: R = 1.013; ∆ r = 0.310; σ r = 0.0059.
Next, we compared the model from Eq. (5) with the distribution of the experimental data {A k } obtained with the two hardware configurations using the χ 2 goodness-of-fit test. For the distribution presented in the left panel of Fig. 6 , the counter values varied between 74 and 110, which corresponded to 38 degrees of freedom and the χ 2 test statistic was T = 40.35. At 38 degrees of freedom and a significance level α = 0.05, for a good fit, the χ 2 test statistic T should be below 53.384, i.e. P r{T < 53.384} = 0.95. Similarly, for the distribution presented in the right panel featuring 76 degrees of freedom, the χ 2 test statistic was equal to T = 33.97. At 76 degrees of freedom, for the same significance level, the threshold of the χ 2 test statistic is 97.351, i.e. P r{T < 97.351} = 0.95. In these two cases, but also in all the other experiments the χ 2 test statistic value T was below the threshold corresponding to the level of significance α = 0.05. We can thus conclude that the model presented in Sec. 3.1 is suitable for the characterization of the probability distribution of the number of TERO oscillations N OSC .
Just out of curiosity, we compared the two distributions with the distribution of the normal law. The χ 2 test statistics were T = 149.3 and T > 2 · 10 6 , respectively. In both cases, and especially in the second, the test statistic was clearly outside the required interval. In the next section, we will use our model to estimate entropy at the TERO TRNG output.
Stochastic model of the complete TERO-based TRNG
Let H osc be the entropy contained in the sequence of number of oscillations N osc . Since realizations of N osc are assumed to be independent (the generator is restarted periodically and it is thus memory-less), this entropy is related to p q from Eq. (8) as follows:
We computed the value of H Nosc for the two distributions depicted in Fig. 6 . The distribution shown in the left panel had the entropy rate per sample (per byte) H Nosc = 4.47 and that in the right panel had the entropy rate H Nosc = 6.32.
Let p b be the probability that the least significant bit of N osc is equal to 1. This probability is related to p q from Eq. (8) as follows:
For each realization, we select the least significant bit of N osc to form a vector (b n−1 . . . b 0 ) 2 . This vector can be interpreted as a number B n ∈ {0, . . . , 2 n − 1}. As the TRNG is restarted after each acquisition of N osc , bits (b k ) k=0...n−1 are independent. Thus, for each n-bit integer X n = (x n−1 . . .
If the random process associated with B n is stationary, the entropy per bit at the generator output is equal to [9] :
Since jitter realizations are assumed to be independent, realizations of N osc and b k are assumed to be independent, too. Consequently, we consider that the generator does not have a memory and the generated random bits don't contain any short-or long-term dependencies.
Because realizations of b k are considered to be independent, the entropy per bit at the generator output derived from our model can be simplified as follows:
We computed the entropy rate per bit for the two TERO topologies discussed in Sec. 3.2. In both cases, the entropy rate was higher than 0.9999, meaning that the entropy per bit exceeded the value required by AIS 31. This was in perfect agreement with our experiments -results of the tests AIS 31 presented in Sec. 2.
First, entropy is determined by relative jitter, i.e. by parameter σ r . Since designers cannot directly alter the sources of thermal noise, they can only change the relative jitter by reducing the delay of the two TERO branches. This corresponds to increasing the frequency of oscillations.
Another important model parameter that determines entropy rate is the relative difference between the two TERO branches, i.e. parameter ∆ r . With smaller relative differences, TERO accumulates more jitter because it oscillates longer. As we have seen in our example, the entropy rate per generated output byte was over 4.4 and 6.3, respectively. This means that if designers use only one bit per generated byte (the counter output), they would be discarding a high percentage of usable random data. Of course, some postprocessing can be used to profit from as much entropy as possible, but it would require additional silicon area, especially if a sophisticated algorithm is used (which would be probably the case in order to maintain a maximum entropy rate). Another much more practical solution would be to unbalance the two TERO branches to the extent that the entropy rate per generated byte would be slightly higher than 1 and then to use only one bit per generated number. Because of the difference in delays in the two branches, the TERO would oscillate a shorter time and the output bit rate would consequently be higher. Since the entropy rate per generated number would be higher than one, each generated bit (the least significant bit of the counter) would have enough entropy and post-processing would not be necessary.
Conclusion
In this paper, we analyzed the processes that transform the noisy currents in the TERO circuitry into a random bit stream of the TERO based TRNG. First, we performed a detailed analysis of electric processes inside the TERO structure and, based on this analysis, we proposed the physical model of the TERO. We checked the model in two specific TERO topologies implemented in an ST 28 nm ASIC technology.
Next, based on this model, we proposed a stochastic model of a complete TERO based TRNG. We showed that the proposed stochastic model can be successfully used to estimate the entropy rate. The entropy estimations are in perfect agreement with the results of the AIS 31 test suites.
We also showed that the proposed TRNG stochastic model can be used not only to estimate the entropy rate at the output of the generator, but also for entropy management, by setting sufficient entropy rate while maintaining the maximum output bit rate.
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A Modeling an ideal noise-free inverter
We assume that TERO is built using ideal noise-free CMOS inverters as presented in Fig. 7 a) . We note V in and V out the input and output signal of such an inverter, respectively. The noise-free model is based on the physical model of an inverter with a variable slope published by Reyneri et al. in [7] . As presented in Fig. 7 b) , the model proposed in [7] divides the inverter into three entities: otherwise it outputs 0. -A delay line, which delays comparator output signal by a static delay T 1 . -A slope limiter, which follows the delay line and generates the output signal V out .
As depicted in Fig. 8 , the model responds to a rising edge of the input signal by generating a signal that decreases linearly with the slope −K 0 until the output voltage reaches the value (1 − K 0 ) · V CC 3 after which the output decreases exponentially until it reaches the final value V out .
First, let we consider that at t = 0, signal V in goes down from V CC to 0 and t a is the time at which the output signal V out is equal to V CC 2 . At time t = p in , signal V in goes up from 0 to V CC and at t b output V out is equal to V CC 2 . Finally, at t = t c , V in goes back to V GN D . Consequently, the length of the positive pulse at output V out is equal to
The authors of [7] also describe the behavior of the inverter when the input signal has the same form as the described output signal. They show that in this case P out can be approximated by:
3 where K0 is a positive real number smaller than 1
Linear region Exponential region
Response of an ideal noise-free inverter to a step function
B Proofs
In this section, we give proofs of Lemma 1, Proposition 1 and Proposition 2.
Proof of Lemma 1 In a neighborhood of t a , f (t) can be approximated by its tangent line at time t a , giving the relation
The same holds for T b in a neighborhood of t b , because n(t) is stationnary. By its definition, P out = T b − T a . If T a and T b are independent, P out follows a normal distribution with mean
Proof of Proposition 1 (by recurrence on N ) Lemma 1 gives expression of µ out N and σ 2 out N for N = 1. Let {I j } j=1...N +1 be a set of inverters and let V N be the signal between the two last inverters. Logically, output of inverter I N becomes intput of inverter I N +1 . Let V in be the input signal of the first inverter I 1 and V out is the output signal of last inverter I N +1 in the chain. p in is the length of a pulse at I 1 . Let P N be the length of the corresponding pulse appearing at signal V N and P N +1 be the length of the pulse at V N +1 . By assumption of reccurence, 
The statement in Proposition 1 is true for N + 1. By recurrence over N , Proposition 1 is true for any N .
Proof of Proposition 2
We propose the proof for P L S (the same is valid for P K S by replacing τ 1 with τ 2 ).
Assuming that there is a pulse pl S−1 at V L , the corresponding pulse P L S at V L after crossing the branches K and L (equivalent to a single chain of 4M + 2 inverters) is given as follows (according to Proposition 1 with N = 4M + 2): According to Proposition 1, σ
